FEATURED VIDEO

Sponsored By:


SLIDE SHOWS
A Cisco commissioned study questioned 2,000 IT professionals and employees about risky behavior that could result in corporate data leaks. From losing laptops to letting strangers wander around their building, this is what was found.
Check out these new and improved enterprise IT management tools from CA.
The best multi-function printers (MFP), also known as all-in-ones, offer a slew of great features designed to streamline production and reduce costs. Here are a few of the market's best and brightest to come out recently.
INSIDE CHANNELWEB
techcareers logo Search Jobs:


  

Post Resume|Employers

Recent Post:


Automotive Market Segment Director
Silicon Labs seeking Automotive Market Segment Director in Austin, TX
spacer

Intel's Gelsinger Sees Clear Path To 10nm Chips


By Damon Poeter, ChannelWeb
7:48 PM EDT Mon. Jun. 30, 2008
Page 1 of 2
Intel sees a "clear way" to manufacturing chips under 10 nanometers and when the semiconductor industry transitions to 450mm silicon wafers around 2012, the number of companies that run their own fabs will drop into the single digits. Those were just the first of a series of predictions Intel's Pat Gelsinger rattled off for media gathered in San Francisco Monday in a preview of celebrations surrounding the chip giant's 40th anniversary next month.

Intel marks its founding July 18, commemorating the date in 1968 when Fairchild Semiconductor physicists Robert Noyce and Gordon Moore struck out on their own to found Integrated Electronics, Intel for short.

Gelsinger, currently VP of Intel's Digital Enterprise Group, also served as the Santa Clara, Calif.-based chip maker's first CTO and was chief architect on the 386 or IA-32 instruction set architecture, which debuted in the Intel 80386 central processor in 1985. Following a few personal reflections about his own participation in Intel's rich corporate history, particularly his dealings with Intel employee No. 3 and onetime CEO Andy Grove, Gelsinger offered four predictions for the semiconductor industry in the months and years to come.

Speaking about Intel co-founder Gordon Moore's eponymous "law" regarding the expected doubling of transistors per integrated circuit every two years, Gelsinger noted that there was a time when he and his Intel colleagues wondered if they'd ever be able to scale chips below 100 nanometers.

"But we did do that, and today we see a clear way to get to under 10 nanometers. With Moore's Law we always have about 10 years of visibility into the future, so beyond 10 nanometers, we're not sure how we'll do it," he said.

Intel debuted its 45nm process late last year and has been ramping its Penryn line of 45nm processors steadily throughout this year. The next die shrink milestone will be the 32nm process, set to kick off next year, followed by 14nm a few years after that and then sub-10nm, if all goes according to plan.

Gelsinger described the elemental hoops Intel has had to jump through to achieve each "tick" milestone in the chip maker's relentless pursuit of Moore's Law, noting that while each new process adds materials used in novel ways, modern processors are still built on a "silicon scaffolding."

"We are putting more and more of the periodic table onto that silicon scaffolding. Today we use about half of the elements on the periodic table. When [Intel co-founder Robert] Noyce and Moore started, they used six elements," Gelsinger said.

"We replaced the gate with high-K, we put metal on top of it, but it's still, quote, silicon. [The process of getting smaller] keeps moving forward. It may be carbon nanotubes next or it may be spintronics. But we'll keep moving forward."

Next: Squeezing Out Smaller Fabs


RATE THIS ARTICLE Worse 1 2 3 4 5 Better
CHANNELWEB MARKETSPACE >> (Sponsored Links)
RELATED BLOG >>
Photo
An artificial conversational entity known as Elbot won the Loebner Artificial Intelligence after duping 25 percent of human judges into thinking they were talking to a person not a machine.
ADVERTISEMENT




CHANNEL SERVICES >>